## SH69P43

## OTP 4-bit Microcontroller with SAR 8-bit A/D Converter

## Features

■ The SH6610D-based single-chip 4-bit microcontroller with 8-bit SAR A/D converter
■ OTP ROM: $3072 \times 16$ bits
■ RAM: $192 \times 4$ bits

- System register: $48 \times 4$ bits
- Data memory: $144 \times 4$ bits
- Operation voltage:
- fosc $=400 \mathrm{KHz}-4 \mathrm{MHz}, \mathrm{VdD}=2.4 \mathrm{~V}-5.5 \mathrm{~V}$
- fosc $=8 \mathrm{MHz}$, Vdd $=4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- 24 CMOS bi-directional I/O pins
- Built in pull-up for I/O port
- Two 8-bit auto re-load timers/counters, One can switch to external clock source
- 8-level subroutine nesting (including interrupts)
- Powerful interrupt sources:
- A/D interrupt
- Internal interrupt (Timer1, Timer0)
- External interrupts: Port A - D (Falling edge)

■ Oscillator: (OTP option)

- Crystal oscillator: $32768 \mathrm{~Hz}, 400 \mathrm{KHz}-8 \mathrm{MHz}$
- Ceramic resonator: 400K - 8MHz
- External Rosc RC oscillator: 400K - 8MHz
- Internal Rosc RC oscillator: 4MHz
- External clock: 30K - 8MHz

■ Instruction cycle time:
$-4 / 32.768 \mathrm{KHz}(\approx 122 \mu \mathrm{~s})$ for 32.768 KHz
$-4 / 8 \mathrm{MHz}(=0.5 \mu \mathrm{~s})$ for 8 MHz at $\mathrm{VDD}=5.0 \mathrm{~V}$
■ 8 channels 8 -bit resolution A/D converters

- 2 channels 10-bit PWM outputs
- Warm-up timer for power on reset
- Low voltage reset function (LVR)

■ Internal reliable reset circuit

- Built-in watchdog timer

■ Two low power operation modes: HALT and STOP

- OTP type/Code protection
- 28-pin SOP/SKINNY package


## General Description

The SH69P43 is an advanced CMOS 4-bit microcontroller. It provides the following standard features: 3K words of OTPROM, 192 nibbles of RAM, 8-bit timer/counter, 8-bit A/D converter, 10-bit high speed PWM output, on-chip oscillator clock circuitry, on-chip watchdog timer, low voltage reset function and supports power saving modes to reduce power consumption.

## Pin Configuration

| PORTF. $2 \square 1$ | 2 | ¢ PORTF. 1 |
| :---: | :---: | :---: |
| PORTF. 3 - 2 |  | $\square$ PORTF. 0 |
| PORTE. 2 - 3 |  | ஏ PORTE. 1 |
| PORTE. 3 -4 |  | ¢ PORTE. 0 |
| PORTD. $2 \square 5$ |  | $4 \square$ PORTD. 1 |
| PORTD.3/PWM1 $\square 6$ | - 0 | 3 P PORTD. 0 |
| PORTC.2/PWM0 $\square 7$ | N | 2 ص PORTC.1/Vref |
| PORTC.3/T0 ■8 | $\bigcirc$ | $\square$ OSCO/PORTC. 0 |
| RESET / ${ }_{\text {PPP }} \square^{\circ}$ | $\omega$ | $\square$ OSCI/SCK |
| GND $\square 10$ |  | $9 \square \mathrm{Vdo}$ |
| PORTA.O/ANO/SDA $\square 11$ |  | $8 \square$ PORTB.3/AN7 |
| PORTA.1/AN1 $\square 12$ |  | $\square$ PORTB.2/AN6 |
| PORTA.2/AN2 $\square 13$ |  | $\square$ PORTB.1/AN5 |
| PORTA.3/AN3 14 |  | $\square \mathrm{PORTB}$.0/AN4 |

## Block Diagram



Pin Descriptions

| Pin No. | Designation | I/O |  |
| :---: | :---: | :---: | :--- |
| 1,2 | PORTF.2-3 | I/O | Bit programmable bi-directional I/O port |

Total 28 pins.

OTP Programming Pin Description (OTP Program Mode)

| Pin No. | Designation | I/O | Shared by | Description |
| :---: | :---: | :---: | :---: | :--- |
| 19 | VDD | P | VDD | Programming Power supply (+5.5V) |
| 9 | VPP | P | $\overline{\text { RESET }}$ | Programming high voltage Power supply (+11.0V) |
| 10 | GND | P | GND | Ground |
| 20 | SCK | I | OSCI | Programming Clock input pin |
| 11 | SDA | I/O | PORTA.0/AN0 | Programming Data pin |

## Functional Description

## 1. CPU

The CPU contains the following functional blocks: Program Counter (PC), Arithmetic Logic Unit (ALU), Carry Flag (CY), Accumulator, Table Branch Register, Data Pointer (INX, DPH, DPM, and DPL) and Stacks.

### 1.1. PC

The PC is used for ROM addressing consisting of 12-bits: Page Register (PC11), and Ripple Carry Counter (PC10, PC9, PC8, PC7, PC6, PC5, PC4, PC3, PC2, PC1, PC0).
The program counter is loaded with data corresponding to each instruction. The unconditional jump instruction (JMP) can be set at 1-bit page register for higher than 2 K .
The program counter can only have 4 K program ROM address. (Refer to the ROM description).

### 1.2. ALU and CY

The ALU performs arithmetic and logic operations. The ALU provides the following functions:
Binary addition/subtraction (ADC, SBC, ADD, SUB, ADI, SBI)
Decimal adjustments for addition/subtraction (DAA, DAS)
Logic operations (AND, EOR, OR, ANDIM, EORIM, ORIM) Decisions (BA0, BA1, BA2, BA3, BAZ, BC)
Logic Shift (SHR)
The Carry Flag (CY) holds the ALU overflow that the arithmetic operation generates. During an interrupt service or call instruction, the carry flag is pushed into the stack and recovered from the stack by the RTNI instruction. It is unaffected by the RTNW instruction.

### 1.3. Accumulator

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data is transferred between the accumulator and system register, or data memory can be performed.

### 1.4. Table Branch Register (TBR)

Table Data can be stored in program memory and referenced by using Table Branch (TJMP) and Return Constant (RTNW) instructions. The Table Branch Register (TBR) and Accumulator (A) is placed by an offset address in program ROM. TJMP instruction branch into address ((PC11-PC8) X (2 $\left.\left.2^{8}\right)+(T B R, A)\right)$. The address is determined by RTNW to return the look-up value into (TBR, A). ROM code bit7-bit4 is placed into TBR and bit3-bit0 into A.

### 1.5. Data Pointer

The Data Pointer can indirectly address data memory. Pointer address located in register DPH (3-bits), DPM (3-bits) and DPL (4-bits). The addressing range can have 3FFH locations. Pseudo index address (INX) is used to read or write Data memory, and RAM address bit9 - bit0 comes from DPH, DPM and DPL.

### 1.6. Stack

The stack is a group of registers used to save the contents of CY \& PC (11-0) sequentially with each subroutine call or interrupt. The MSB is saved for CY and organized into 13 bits X 8 levels. The stack is operated on a first-in, last-out basis and returned sequentially to the PC with the return instructions (RTNI/RTNW).

## Note:

The stack nesting includes both subroutine calls and interrupts requests. The maximum allowed for subroutine calls and interrupts are 8 levels. If the number of calls and interrupt requests exceeds 8 , then the bottom of stack will be shifted out, that program execution may enter an abnormal state.

## 2. RAM

Built-in RAM containing general-purpose data memory and system register.

### 2.1. RAM Addressing

Data memory and system register can be accessed in one instruction by direct addressing. The memory allocation map is given below:
\$000-\$02F: System register and I/O
\$030-\$0BF: Data memory (144 X 4 bits)

### 2.2. Data Memory

Data memory is organized as $144 \times 4$ bits ( $\$ 030-\$ 0 B F)$. Because of its static nature, the RAM can keep the data after the CPU enters STOP or HALT.
2.3. Configuration of System Register:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00 | IEAD | IETO | IET1 | IEP | R/W | Interrupt enable flags |
| \$01 | IRQAD | IRQT0 | IRQT1 | IRQP | R/W | Interrupt request flags |
| \$02 | - | TOM. 2 | TOM. 1 | TOM. 0 | R/W | Bit2-0: Timer0 Mode register |
| \$03 | - | T1M. 2 | T1M. 1 | T1M. 0 | R/W | Bit2-0: Timer1 Mode register |
| \$04 | TOL. 3 | TOL. 2 | TOL. 1 | TOL. 0 | R/W | Timer0 load / counter register low nibble |
| \$05 | TOH. 3 | TOH. 2 | TOH. 1 | TOH. 0 | R/W | Timer0 load / counter register high nibble |
| \$06 | T1L. 3 | T1L. 2 | T1L. 1 | T1L. 0 | R/W | Timer1 load / counter register low nibble |
| \$07 | T1H. 3 | T1H. 2 | T1H. 1 | T1H. 0 | R/W | Timer1 load / counter register high nibble |
| \$08 | PA. 3 | PA. 2 | PA. 1 | PA. 0 | R/W | PORTA |
| \$09 | PB. 3 | PB. 2 | PB. 1 | PB. 0 | R/W | PORTB |
| \$0A | PC. 3 | PC. 2 | PC. 1 | PC. 0 | R/W | PORTC |
| \$0B | PD. 3 | PD. 2 | PD. 1 | PD. 0 | R/W | PORTD |
| \$0C | PE. 3 | PE. 2 | PE. 1 | PE. 0 | R/W | PORTE |
| \$0D | PF. 3 | PF. 2 | PF. 1 | PF. 0 | R/W | PORTF |
| \$0E | TBR. 3 | TBR. 2 | TBR. 1 | TBR. 0 | R/W | Table Branch Register |
| \$0F | INX. 3 | INX. 2 | INX. 1 | INX. 0 | R/W | Pseudo index register |
| \$10 | DPL. 3 | DPL. 2 | DPL. 1 | DPL. 0 | R/W | Data pointer for INX low nibble |
| \$11 | - | DPM. 2 | DPM. 1 | DPM. 0 | R/W | Data pointer for INX middle nibble |
| \$12 | - | DPH. 2 | DPH. 1 | DPH. 0 | R/W | Data pointer for INX high nibble |
| \$13 | VREFS | ACR2 | ACR1 | ACR0 | R/W | Bit2-0: A/D port configuration control <br> Bit3: Select Internal/External reference voltage |
| \$14 | ADCON | CH2 | CH1 | CHO | R/W | Bit2-0: Select ADC channel Bit3: Set ADC module operate |
| \$15 | A3 | A2 | A1 | A0 | R | ADC data low nibble (Read only) |
| \$16 | A7 | A6 | A5 | A4 | R | ADC data high nibble (Read only) |
| \$17 | GO/ $\overline{\text { DONE }}$ | TADC1 | TADC0 | ADCS | R/W | Bit0: Set A/D Conversion Time <br> Bit2, Bit1: Select A/D Clock Period <br> Bit3: ADC status flag |
| \$18 | PACR. 3 | PACR. 2 | PACR. 1 | PACR. 0 | R/W | PORTA input/output control |
| \$19 | PBCR. 3 | PBCR. 2 | PBCR. 1 | PBCR. 0 | R/W | PORTB input/output control |
| \$1A | PCCR. 3 | PCCR. 2 | PCCR. 1 | PCCR. 0 | R/W | PORTC input/output control |
| \$1B | PDCR. 3 | PDCR. 2 | PDCR. 1 | PDCR. 0 | R/W | PORTD input/output control |
| \$1C | PECR. 3 | PECR. 2 | PECR. 1 | PECR. 0 | R/W | PORTE input/output control |
| \$1D | PFCR. 3 | PFCR. 2 | PFCR. 1 | PFCR. 0 | R/W | PORTF input/output control |
| \$1E | - | - | TOS | TOE | R/W | Bit0: T0 signal edge <br> Bit1: T0 signal source |
| \$1F | WD | WDT. 2 | WDT. 1 | WDT. 0 | $\begin{gathered} \mathrm{R} / \mathrm{W} \\ \mathrm{R} \\ \hline \end{gathered}$ | Bit2-0: Watch dog timer control <br> Bit3: Watchdog timer overflow flag (Read only) |

## Configuration of System Register (continue):

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| \$20 | PWM0S | T0CK1 | T0CK0 | PWM0 | R/W | Bit0: Select PWM0 output <br> Bit2, Bit1: Set PWM0 clock <br> Bit3: Set PWM0 output mode of duty cycle |
| \$21 | PWM1S | T1CK1 | T1CK0 | PWM1 | R/W | Bit0: Select PWM1 output <br> Bit2, Bit1: Set PWM1 clock <br> Bit3: Set PWM1 output mode of duty cycle |
| \$22 | PP0.3 | PP0.2 | PP0.1 | PP0.0 | R/W | PWM0 period low nibble |
| $\$ 23$ | PP0.7 | PP0.6 | PP0.5 | PP0.4 | R/W | PWM0 period middle nibble |
| \$24 | - | - | PP0.9 | PP0.8 | R/W | Bit1, Bit0: PWM0 period high nibble |
| \$25 | PD0.3 | PD0.2 | PD0.1 | PD0.0 | R/W | PWM0 duty low nibble |
| \$26 | PD0.7 | PD0.6 | PD0.5 | PD0.4 | R/W | PWM0 duty middle nibble |
| \$27 | - | - | PD0.9 | PD0.8 | R/W | Bit1, Bit0: PWM0 duty high nibble |
| \$28 | PP1.3 | PP1.2 | PP1.1 | PP1.0 | R/W | PWM1 period low nibble |
| \$29 | PP1.7 | PP1.6 | PP1.5 | PP1.4 | R/W | PWM1 period middle nibble |
| \$2A | - | - | PP1.9 | PP1.8 | R/W | Bit1, Bit0: PWM1 period high nibble |
| \$2B | PD1.3 | PD1.2 | PD1.1 | PD1.0 | R/W | PWM1 duty low nibble |
| \$2C | PD1.7 | PD1.6 | PD1.5 | PD1.4 | R/W | PWM1 duty middle nibble |
| \$2D | - | - | PD1.9 | PD1.8 | R/W | Bit1, Bit0: PWM1 duty high nibble |
| \$2E | - | - | - | - | - | Reserved |
| \$2F | - | - | - | - | - | Reserved |

3. ROM

The ROM can address $3072 \times 16$ bits of program area from $\$ 000 \mathrm{H}$ to $\$$ BFFH.

### 3.1. Vector Address Area (\$000 to \$004)

The program is sequentially executed. There is an area address $\$ 000$ through $\$ 004$ reserved for a special interrupt service routine such as starting vector address.

| Address | Instruction | Remarks |
| :---: | :---: | :---: |
| 000 H | JMP instruction | Jump to RESET service routine |
| 001 H | JMP instruction | Jump to ADC interrupt service routine |
| 002 H | JMP instruction | Jump to TIMER0 interrupt service routine |
| 003 H | JMP instruction | Jump to TIMER1 interrupt service routine |
| 004 H | JMP instruction | Jump to Port interrupt service routine |

* JMP instruction can be replaced by any other instruction.

4. Initial State
4.1. System Register State:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Power On Reset /Pin Reset / Low Voltage Reset | WDT Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00 | IEAD | IETO | IET1 | IEP | 0000 | 0000 |
| \$01 | IRQAD | IRQT0 | IRQT1 | IRQP | 0000 | 0000 |
| \$02 | - | TOM. 2 | TOM. 1 | TOM. 0 | -000 | -uuu |
| \$03 | - | T1M. 2 | T1M. 1 | T1M. 0 | -000 | -uuu |
| \$04 | TOL. 3 | TOL. 2 | TOL. 1 | TOL. 0 | xxxx | xxxx |
| \$05 | TOH. 3 | TOH. 2 | TOH. 1 | TOH. 0 | xxxx | xxxx |
| \$06 | T1L. 3 | T1L. 2 | T1L. 1 | T1L. 0 | xxxx | xxxx |
| \$07 | T1H. 3 | T1H. 2 | T1H. 1 | T1H. 0 | xxxx | xxxx |
| \$08 | PA. 3 | PA. 2 | PA. 1 | PA. 0 | 0000 | 0000 |
| \$09 | PB. 3 | PB. 2 | PB. 1 | PB. 0 | 0000 | 0000 |
| \$0A | PC. 3 | PC. 2 | PC. 1 | PC. 0 | 0000 | 0000 |
| \$0B | PD. 3 | PD. 2 | PD. 1 | PD. 0 | 0000 | 0000 |
| \$0C | PE. 3 | PE. 2 | PE. 1 | PE. 0 | 0000 | 0000 |
| \$0D | PF. 3 | PF. 2 | PF. 1 | PF. 0 | 0000 | 0000 |
| \$0E | TBR. 3 | TBR. 2 | TBR. 1 | TBR. 0 | xxxx | uuuu |
| \$0F | INX. 3 | INX. 2 | INX. 1 | INX. 0 | xxxx | uuuu |
| \$10 | DPL. 3 | DPL. 2 | DPL. 1 | DPL. 0 | xxxx | uuuu |
| \$11 | - | DPM. 2 | DPM. 1 | DPM. 0 | -xxx | -uuu |
| \$12 | - | DPH. 2 | DPH. 1 | DPH. 0 | -xxx | -uuu |
| \$13 | VREFS | ACR2 | ACR1 | ACR0 | 0000 | uuuu |
| \$14 | ADCON | CH 2 | CH 1 | CH 0 | 0000 | Ouuu |
| \$15 | A3 | A2 | A1 | A0 | xxxx | uuuu |
| \$16 | A7 | A6 | A5 | A4 | xxxx | uuuu |
| \$17 | GO/ $\overline{\text { DONE }}$ | TADC1 | TADC0 | ADCS | 0000 | Ouuu |
| \$18 | PACR. 3 | PACR. 2 | PACR. 1 | PACR. 0 | 0000 | 0000 |
| \$19 | PBCR. 3 | PBCR. 2 | PBCR. 1 | PBCR. 0 | 0000 | 0000 |
| \$1A | PCCR. 3 | PCCR. 2 | PCCR. 1 | PCCR. 0 | 0000 | 0000 |
| \$1B | PDCR. 3 | PDCR. 2 | PDCR. 1 | PDCR. 0 | 0000 | 0000 |
| \$1C | PECR. 3 | PECR. 2 | PECR. 1 | PECR. 0 | 0000 | 0000 |
| \$1D | PFCR. 3 | PFCR. 2 | PFCR. 1 | PFCR. 0 | 0000 | 0000 |
| \$1E | - | - | TOS | TOE | --00 | --uu |
| \$1F | WD | WDT. 2 | WDT. 1 | WDT. 0 | 0000 | 1000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented read as '0'.

## System Register State (continue):

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Power On Reset /Pin Reset / Low Voltage Reset | WDT Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$20 | PWM0S | T0CK1 | TOCKO | PWM0 | 0000 | uuu0 |
| \$21 | PWM1S | T1CK1 | T1CK0 | PWM1 | 0000 | uuu0 |
| \$22 | PP0.3 | PP0. 2 | PP0.1 | PP0.0 | xxxx | uuuu |
| \$23 | PP0.7 | PP0.6 | PP0.5 | PP0. 4 | xxxx | uuuu |
| \$24 | - | - | PP0.9 | PP0.8 | --xx | --uu |
| \$25 | PD0. 3 | PD0. 2 | PD0.1 | PD0.0 | xxxx | uuuu |
| \$26 | PD0.7 | PD0.6 | PD0.5 | PD0.4 | xxxx | uuuu |
| \$27 | - | - | PD0.9 | PD0.8 | --xx | --uu |
| \$28 | PP1.3 | PP1.2 | PP1.1 | PP1.0 | xxxx | uuuu |
| \$29 | PP1.7 | PP1.6 | PP1.5 | PP1.4 | xxxx | uuuu |
| \$2A | - | - | PP1.9 | PP1.8 | --xx | --uu |
| \$2B | PD1.3 | PD1.2 | PD1.1 | PD1.0 | xxxx | uuuu |
| \$2C | PD1.7 | PD1.6 | PD1.5 | PD1.4 | xxxx | uuuu |
| \$2D | - | - | PD1.9 | PD1.8 | --xx | --uu |

Legend: $x=$ unknown, $u=u n c h a n g e d, ~-~=~ u n i m p l e m e n t e d ~ r e a d ~ a s ~ ' 0 ' . ~$.

### 4.2. Others Initial State:

| Others | After any Reset |
| :---: | :---: |
| Program Counter (PC) | $\$ 000$ |
| CY | Undefined |
| Accumulator (AC) | Undefined |
| Data Memory | Undefined |

## 5. System Clock and Oscillator

SH69P43 has one clock source. Oscillator is determined by OTP option. The oscillator generates the basic clock pulses that provide the system clock for the CPU and on-chip peripherals.
System clock = Fosc/4.
5.1. Instruction Cycle Time:
(1) $4 / 32768 \mathrm{~Hz}(\approx 122.1 \mu \mathrm{~s})$ for 32768 Hz oscillator.
(2) $4 / 8 \mathrm{MHz}(=0.5 \mu \mathrm{~s})$ for 8 MHz oscillator.

### 5.2. Oscillator Type

(1) Crystal oscillator: 32768 Hz or $400 \mathrm{KHz}-8 \mathrm{MHz}$

(2) Ceramic resonator: $400 \mathrm{KHz}-8 \mathrm{MHz}$

(3) RC oscillator: $400 \mathrm{KHz}-8 \mathrm{MHz}$


External Rosc RC


Internal Rosc RC (fosc $=4 \mathrm{MHz} \pm 2 \mathrm{MHz})$
(4) External input clock: $30 \mathrm{KHz}-8 \mathrm{MHz}$


## Note:

- For selected RC oscillator or external input clock, OSCO pin is shared with I/O port (PortC.0).


## 6. I/O Port

The MCU provides 24 programmable bi-directional I/O ports. Each I/O port contains pull-up MOS controllable by the program. The pull-up MOS is controlled by the port data registers (PDR) of each port also when the Port is input port (Write " 1 " to turn on the pull-up MOS and "0" to turn off the pull-up MOS). So, the pull-up MOS can be turned on and off individually. The port control register (PCR) controls the I/O port's direction (input or output). When Ports $A, B, C, D$ are in the digital input direction, they can have active port interrupt by the falling edge (if the port interrupt is enabled).

- PortA.0-3 can be shared with ADC ANO-3 input channel,
- PortB.0-3 can be shared with ADC AN4 - 7 input channel,
- PortC. 0 can be shared with OSCO pin, (if used External clock or RC oscillator, OTP option)
- PortC. 1 can be shared with ADC reference voltage input,
- PortC. 2 can be shared with PWM0 output,
- PortC. 3 can be shared with T0 input,
- PortD. 3 can be shared with PWM1 output.

System Register \$08-\$0D: Port Data Register (PDR)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$08 | PA.3 | PA.2 | PA. 1 | PA.0 | R/W | PORTA |
| \$09 | PB.3 | PB.2 | PB.1 | PB.0 | R/W | PORTB |
| \$0A | PC.3 | PC.2 | PC.1 | PC.0 | R/W | PORTC |
| \$0B | PD.3 | PD.2 | PD.1 | PD. 0 | R/W | PORTD |
| \$0C | PE.3 | PE.2 | PE.1 | PE. 0 | R/W | PORTE |
| \$0D | PF.3 | PF.2 | PF.1 | PF.0 | R/W | PORTF |

System Register \$18-\$1D: Port Control Register (PCR)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$18 | PACR.3 | PACR.2 | PACR.1 | PACR.0 | R/W | PORTA input/output control |
| \$19 | PBCR.3 | PBCR.2 | PBCR.1 | PBCR.0 | R/W | PORTB input/output control |
| \$1A | PCCR.3 | PCCR.2 | PCCR.1 | PCCR.0 | R/W | PORTC input/output control |
| \$1B | PDCR.3 | PDCR.2 | PDCR.1 | PDCR.0 | R/W | PORTD input/output control |
| \$1C | PECR.3 | PECR.2 | PECR.1 | PECR.0 | R/W | PORTE input/output control |
| \$1D | PFCR.3 | PFCR.2 | PFCR.1 | PFCR.0 | R/W | PORTF input/output control |

I/O control register:
PA (/B/C/D/E/F) CR.n, ( $n=0,1,2,3$ )
0 : Set I/O as an input direction. (Default)
1: Set I/O as an output direction.


SH69P43

## 7. Timer

SH69P43 has two 8-bit timers.
The timer / counter has the following features:

- 8-bit up-counting timer/counter.
- Automatic re-loads counter.
- 8-level prescaler.
- Interrupt on overflow from \$FF to \$00.

The following is a simplified timer block diagram.


The timers provide the following functions:

- Programmable interval timer function.
- Read counter value.


### 7.1. Timer0 and Timer1 Configuration and Operation

Both the Timer0 and Timer1 consist of an 8-bit write-only timer load register (TLOL, TLOH; TL1L, TL1H) and an 8-bit read-only timer counter (TCOL, TC0H; TC1L, TC1H). Each of them has low order digits and high order digits. Writing data into the timer load register (TLOL, TLOH; TL1L, TL1H) can initialize the timer counter.

The low-order digit should be written first, and then the high-order digit. The timer counter is automatically loaded with the contents of the load register when the high order digit is written or counter counts overflow from \$FF to $\$ 00$.
Timer Load Register: Since the register H controls the physical READ and WRITE operations.
Please follow these steps:
Write Operation:
Low nibble first
High nibble to update the counter
Read Operation:
High Nibble first
Low nibble followed.


### 7.2. Timer Mode Register

The timer can be programmed in several different prescalers by setting Timer Mode register (TM0, TM1).
The 8-bit counter prescaler overflows output pulses. The Timer Mode registers (TM0, TM1) are 3-bit registers used for the timer control as shown in Table 1 and Table 2. These mode registers select the input pulse sources for the timer.

Table 1. Timer0 Mode Register (\$02)

| TM0.2 | TM0.1 | TM0.0 | Prescaler <br> Divide Ratio | Clock Source |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $/ 2^{11}$ | System clock/T0 |
| 0 | 0 | 1 | $/ 2^{9}$ | System clock/T0 |
| 0 | 1 | 0 | $/ 2^{7}$ | System clock/T0 |
| 0 | 1 | 1 | $/ 2^{5}$ | System clock/T0 |
| 1 | 0 | 0 | $/ 2^{3}$ | System clock/T0 |
| 1 | 0 | 1 | $/ 2^{2}$ | System clock/T0 |
| 1 | 1 | 0 | $/ 2^{1}$ | System clock/T0 |
| 1 | 1 | 1 | $/ 2^{0}$ | System clock/T0 |

Table 2. Timer1 Mode Register (\$03)

| TM1.2 | TM1.1 | TM1.0 | Prescaler <br> Divide Ratio | Clock Source |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $/ 2^{11}$ | System clock |
| 0 | 0 | 1 | $/ 2^{9}$ | System clock |
| 0 | 1 | 0 | $/ 2^{7}$ | System clock |
| 0 | 1 | 1 | $/ 2^{5}$ | System clock |
| 1 | 0 | 0 | $/ 2^{3}$ | System clock |
| 1 | 0 | 1 | $/ 2^{2}$ | System clock |
| 1 | 1 | 0 | $/ 2^{1}$ | System clock |
| 1 | 1 | 1 | $/ 2^{0}$ | System clock |

## 8. Analog/Digital Converter (ADC)

The 8 channels and 8-bit resolution A/D converter are implemented in this microcontroller.
The A/D converter system registers are $\$ 13$ - $\$ 17$. The $\$ 13, \$ 14$ and $\$ 17$ (bit3, bit0) system registers are A/D converter control registers, which define the A/D channel number, analog channel select, reference voltage select, A/D conversion clock select, start A/D conversion control bit, and the end of A/D conversion flag. The $\$ 15, \$ 16$ system registers are A/D conversion result register byte and read-only.
The approach for A/D conversion:

- Set analog channel and select reference voltage. (When using the external reference voltage, keep in mind that any analog input voltage must not exceed Vref)
- Operating A/D converter module and select the converted analog channel.
- Set A/D conversion clock source.
-GO/DONE $=1$, start A/D conversion.
8.1. Systems Register \$13:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 13$ | VREFS | ACR2 | ACR1 | ACR0 | R/W | Bit2-0: A/D port configuration control <br> Bit3: Select Internal/External reference voltage |
|  | X | 0 | 0 | 0 | R/W | See Table 3 |
|  | 0 | X | X | X | R/W | Internal reference voltage (VREF = VDD) |
|  | 1 | X | X | X | R/W | External reference voltage |

Table 3. Set Analog Channels

| ACR2 | ACR1 | ACR0 | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PB3 | PB2 | PB1 | PB0 | PA3 | PA2 | PA1 | PA0 |
| 0 | 0 | 1 | PB3 | PB2 | PB1 | PB0 | PA3 | PA2 | PA1 | AN0 |
| 0 | 1 | 0 | PB3 | PB2 | PB1 | PB0 | PA3 | PA2 | AN1 | AN0 |
| 0 | 1 | 1 | PB3 | PB2 | PB1 | PB0 | PA3 | AN2 | AN1 | AN0 |
| 1 | 0 | 0 | PB3 | PB2 | PB1 | PB0 | AN3 | AN2 | AN1 | AN0 |
| 1 | 0 | 1 | PB3 | PB2 | PB1 | AN4 | AN3 | AN2 | AN1 | AN0 |
| 1 | 1 | 0 | PB3 | PB2 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |
| 1 | 1 | 1 | AN7 | AN6 | AN5 | AN4 | AN3 | AN2 | AN1 | AN0 |

### 8.2. Systems Register \$14:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 14$ | ADCON | CH2 | CH1 | CH0 | R/W | Bit2-0: Select ADC channel <br> Bit3: Set ADC module operate |
|  | X | 0 | 0 | 0 | R/W | ADC channel AN0 |
|  | X | 0 | 0 | 1 | R/W | ADC channel AN1 |
|  | X | 0 | 1 | 0 | R/W | ADC channel AN2 |
|  | X | 0 | 1 | 1 | R/W | ADC channel AN3 |
|  | X | 1 | 0 | 0 | R/W | ADC channel AN4 |
|  | X | 1 | 0 | 1 | R/W | ADC channel AN5 |
|  | X | 1 | 1 | 0 | R/W | ADC channel AN6 |
|  | X | 1 | 1 | 1 | R/W | ADC channel AN7 |
|  | 0 | X | X | X | R/W | A/D converter module not operating |
|  | 1 | X | X | X | R/W | A/D converter module operating |

### 8.3. Systems Register \$15-\$16 for ADC Data:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 15$ | A3 | A2 | A1 | A0 | $R$ | ADC data low nibble (Read only) |
| $\$ 16$ | A7 | A6 | A5 | A4 | $R$ | ADC data high nibble (Read only) |

### 8.4. Systems Register \$17:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 17$ | GO/DONE | TADC1 | TADC0 | ADCS | R/W | Bit0: Set A/D Conversion Time <br> Bit2, Bit1: Select A/D Clock Period <br> Bit3: ADC status flag |
|  | X | X | X | 0 | R/W | A/D Conversion Time $=50$ tAD |
|  | X | X | X | 1 | R/W | A/D Conversion Time $=330$ tAD |
|  | X | 0 | 0 | X | R/W | A/D Clock Period tad $=$ tosc |
|  | X | 0 | 1 | X | R/W | A/D Clock Period taD $=2$ tosc |
|  | X | 1 | 0 | X | R/W | A/D Clock Period taD $=4$ tosc |
|  | X | 1 | 1 | X | R/W | A/D Clock Period taD $=8$ tosc |
|  | 0 | X | X | X | R/W | A/D conversion not in progress |
|  | 1 | X | X | X | R/W | A/D conversion in progress, when ADCON $=1$ |



Figure 1. A/D Converter Block Diagram

## Notice:

- Select A/D clock period tad, make sure that $1 \mu \mathrm{~s} \leq \operatorname{taD} \leq 33.4 \mu \mathrm{~s}$.
- When the $A / D$ conversion is complete, an $A / D$ converter interrupt occurs (if the $A / D$ converter interrupt is enabled).
- The analog input channels must have their corresponding PXCR $(X=A, B)$ bits selected as inputs.
- If select I/O port as analog input, the I/O functions and pull up resistor are disabled.
- Bit GO/ $\overline{\mathrm{DONE}}$ is automatically cleared by hardware when the A/D conversion is complete.
- Clearing the GO/ $\overline{\mathrm{DONE}}$ bit during a conversion will abort the current conversion.
- The A/D result register will NOT be updated with the partially completed A/D conversion sample.
-4-tosc wait is required before the next acquisition is started.
- A/D converter could keep on working in HALT mode, and would stop automatic when execute "STOP" instruction.
- A/D converter could wake-up SH69P43 from HALT mode (if the A/D converter interrupt is enabled).


## 9. Pulse Width Modulation (PWM)

The 2 channels and 10-bit PWM output are implemented in this microcontroller. Set PWM output control by system registers PWMC. System registers PWMP set PWM output period cycle and PWMD set PWM output duty cycle.
Systems Register \$20, \$21: (PWMC)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 20, \$ 21$ | PWMnS | TnCK1 | TnCK0 | PWMn | R/W | Bit0: Select PWMn output <br> Bit2, Bit1: Set PWMn clock <br> Bit3: Set PWMn output mode of duty cycle |
|  | X | X | X | 0 | R/W | Shared with I/O port |
|  | X | X | X | 1 | R/W | Shared with PWMn, $\mathrm{n}=0$ or 1 |
|  | X | 0 | 0 | X | R/W | PWMn clock $=$ tosc |
|  | X | 0 | 1 | X | R/W | PWMn clock $=2$ tosc |
|  | X | 1 | 0 | X | R/W | PWMn clock $=4$ tosc |
|  | X | 1 | 1 | X | R/W | PWMn clock $=8$ tosc |
|  | 0 | X | X | X | R/W | PWMn output normal mode of duty cycle |
|  | 1 | X | X | X | R/W | PWMn output negative mode of duty cycle |

$\mathrm{n}=0$ or 1
Systems Register \$22-\$24, \$28-\$2A: (PWMP)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 22, \$ 28$ | PPn.3 | PPn.2 | PPn.1 | PPn.0 | R/W | PWMn period low nibble |
| $\$ 23, \$ 29$ | PPn.7 | PPn.6 | PPn.5 | PPn.4 | R/W | PWMn period middle nibble |
| $\$ 24, \$ 2$ A | - | - | PPn.9 | PPn.8 | R/W | Bit1, Bit0: PWMn period high nibble |

$\mathrm{n}=0$ or 1
PWM output period cycle $=[\mathrm{PPn} .9, \mathrm{PPn} .0] \times$ PWMn clock.
When [PPn.9, PPn.0] $=000 \mathrm{H}, \mathrm{PWM}$ output GND.
Systems Register \$25-\$27, \$2B - \$2D: (PWMD)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 25, \$ 2 \mathrm{~B}$ | PDn.3 | PDn.2 | PDn. 1 | PDn.0 | R/W | PWMn duty low nibble |
| $\$ 26, \$ 2 \mathrm{C}$ | PDn.7 | PDn.6 | PDn.5 | PDn.4 | R/W | PWMn duty middle nibble |
| $\$ 27, \$ 2 \mathrm{D}$ | - | - | PDn.9 | PDn.8 | R/W | Bit1, Bit0: PWMn duty high nibble |

$\mathrm{n}=0$ or 1
PWM output duty cycle $=[$ PDn.9, PDn.0] $\times$ PWMn clock.

## Notice:

- If select I/O port as PWM output, the I/O functions and pull up resistor are disabled.
- When set PWMn period or duty, the first set the high nibble, then the middle nibble and the last set the low nibble.
- In the PWM output mode, after written the low nibble of the PWMn period or duty only, the data will be loaded into the re-load
counter and start counting at next period.
- When select PWM output (set PWMC bit0 = 1), the first period and the first duty data are 3 FFH. The value of the system register PWMP and PWMD are start counting at the second period.
- PWM could keep on working in HALT mode, and would stop automatic when execute "STOP" instruction.


Figure 2. PWM Output Example


Figure 3. PWM Output Period or Duty Cycle Changing Example

## 10. Low Voltage Reset (LVR)

The LVR function is to monitor the supply voltage and generate an internal reset in the device. It is typically used in AC line applications or large battery where large loads may be switched in and cause the device voltage to temporarily fall below the specified operating minimum.
The LVR function is selected by OTP option.
The LVR circuit has the following functions when LVR function is enabled:

- Generates a system reset when VDD $\leq$ VLVR and $t \geq$ tLVR.
- Cancels the system reset when Vdd > VLVR or Vdd < VLVR and $\mathrm{t}<100 \mu \mathrm{~s}$.


Figure 4. Low Voltage Reset Example

## 11. External Clock/Event T0 as Timer0 Source

When external clock/event T0 input as Timer0 source, it is synchronized with the CPU system clock. The external source must follow certain constraints. The system clock samples it in instruction frame cycle. Therefore it is necessary to be high (at least 2 tosc) and low (at least 2 tosc). When the prescaler ratio selects $/ 20$, it is the same as the system clock input.
The requirement is as follows

$$
\begin{aligned}
& \mathrm{TOH}(\mathrm{TO} \text { high time }) \geq 2 * \text { tosc }+\Delta \mathrm{T} \\
& \mathrm{TOL}(\mathrm{TO} \text { low time }) \geq 2 \text { * tosc }+\Delta \mathrm{T} \quad ; \Delta \mathrm{T}=20 \mathrm{~ns}
\end{aligned}
$$

When another prescaler ratio is selected, the TMO is scaled by the asynchronous ripple counter, so that the prescaler output is symmetrical. Then:

$$
\text { T0 high time }=\mathrm{TO} \text { low time }=\frac{\mathrm{N} * \mathrm{~T} 0}{2}
$$

Where: $\quad$ T0 $=$ Timer0 input period

$$
\mathrm{N}=\text { prescaler value }
$$

The requirement is:

$$
\frac{N^{*} T 0}{2} \geq 2^{*} \operatorname{tosc}+\Delta T \quad \text { or } \quad T 0 \geq \frac{4^{*} \operatorname{tosc}+2^{*} \Delta T}{N}
$$

So, the limitation is applied for the T0 period time only. The pulse width is not limited by this equation. It is summarized as follows:

$$
\mathrm{TO}=\text { Timer0 period } \geq \frac{4^{*} \operatorname{tosc}+2 * \Delta \mathrm{~T}}{\mathrm{~N}}
$$

Systems Register \$1E: (T0)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$1E | - | - | T0S | T0E | R/W | Bit0: T0 signal edge <br> Bit1: T0 signal source |
|  | - | - | $X$ | 0 | R/W | Increment on low-to-high transition T0 pin |
|  | - | - | $X$ | 1 | R/W | Increment on high-to-low transition T0 pin |
|  | - | - | 0 | $X$ | R/W | Shared with PortC.3, Timer0 source is system clock |
|  | - | - | 1 | $X$ | R/W | Shared with T0 input, Timer0 source is T0 input clock |

## 12. Interrupt

Four interrupt sources are available on SH69P43:

- A/D interrupt
- Timer0 interrupt
- Timer1 interrupt
- Port A - D interrupts (Falling edge)


### 12.1. Interrupt Control Bits and Interrupt Service

The interrupt control flags are mapped on $\$ 00$ and $\$ 01$ of the system register. They can be accessed or tested by the program. Those flags are cleared to 0 at initialization by the chip reset.

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 00$ | IEAD | IET0 | IET1 | IEP | R/W | Interrupt enable flags |
| $\$ 01$ | IRQAD | IRQT0 | IRQT1 | IRQP | R/W | Interrupt request flags |

When IEx is set to 1 and the interrupt request is generated (IRQx is 1 ), the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources. When an interrupt occurs, the PC and CY flag will be saved into stack memory and jump to interrupt service vector address. After the interrupt occurs, all interrupt enable flags (IEx) are reset to 0 automatically, so when IRQx is 1 and IEx is set to 1 again, the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources.


Start at vector address

Figure 5. Interrupt Servicing Sequence Diagram
Interrupt Nesting:
During the SH6610D CPU interrupt service, the user can enable any interrupt enable flag before returning from the interrupt. The servicing sequence diagram shows the next interrupt and the next nesting interrupt occurrences. If the interrupt request is ready and the instruction of execution N is IE enable, then the interrupt will start immediately after executing the next two instructions. However, if the instruction I1 or instruction I2 disables the interrupt request or enable flag, then the interrupt service will be terminated.

### 12.2. A/D Interrupt

Bit3 (IEAD) of system register $\$ 00$ is the ADC interrupt enable flag. When the A/D conversion is complete, It will generate an interrupt request (IRQAD = 1), if the ADC interrupt is enabled (IEAD = 1), an ADC interrupt service routine will start. The A/D interrupt can be used to wake the CPU from HALT mode.

### 12.3. Timer (Timer0, Timer1) Interrupt

The input clock of Timer0 and Timer1 are based on system clock or external clock/event T0 input as Timer0 source. The timer overflow from \$FF to $\$ 00$ will generate an internal interrupt request (IRQT0 or IRQT1=1), If the interrupt enable flag is enabled (IET0 or IET1 = 1), a timer interrupt service routine will start. Timer interrupt can also be used to wake the CPU from HALT mode.

### 12.4. Port Interrupt

The PortA - D are used as port interrupt sources. Since PortA - D I/O is bit programmable I/O, therefore only the digital input port can generate a port interrupt. The analog input can't generate an interrupt request.
Any one of the PortA - D input pin transitions from VDD to GND would generate an interrupt request (IRQP = 1). Further the falling edge transition would not be able to make a new interrupt request until all of the input pins have returned to Vdd. Port Interrupt can be used to wake the CPU from HALT or STOP mode.


Figure 6. Port Interrupt Function Block-Diagram

## 13. Watch Dog Timer (WDT)

Watch dog timer is a down-count counter, and its clock source is an independent built-in RC oscillator, so that the WDT will always run even in the STOP mode (if it is enabled). The watchdog timer automatically generates a device reset when it overflows. OTP option can enable and disable this function. The watchdog timer control registers (WDT bit2 - 0) selects different overflow frequencies. WDT bit3 is watchdog timer overflow flag.
If the Watchdog timer is enabled, the CPU will be reset and the WDT bit3 is automatically set to " 1 " by hardware when watchdog timer overflows. Repeat reading or writing the WDT register (\$1F), and the watchdog timer should re-count before the overflow occurs.
System Register \$1F: (WDT)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$1F | WD | WDT.2 | WDT.1 | WDT.0 | R/W <br> $R$ | Bit2-0: Watch dog timer control <br> Bit3: Watchdog timer overflow flag (Read only) |
|  | X | 0 | 0 | 0 | R/W | Watch dog timer-out period $=4096 \mathrm{~ms}$ |
|  | X | 0 | 0 | 1 | R/W | Watch dog timer-out period $=1024 \mathrm{~ms}$ |
|  | X | 0 | 1 | 0 | R/W | Watch dog timer-out period $=256 \mathrm{~ms}$ |
|  | X | 0 | 1 | 1 | R/W | Watch dog timer-out period $=128 \mathrm{~ms}$ |
|  | X | 1 | 0 | 0 | R/W | Watch dog timer-out period $=64 \mathrm{~ms}$ |
|  | X | 1 | 0 | 1 | R/W | Watch dog timer-out period $=16 \mathrm{~ms}$ |
|  | X | 1 | 1 | 0 | R/W | Watch dog timer-out period $=4 \mathrm{~ms}$ |
|  | X | 1 | 1 | 1 | R/W | Watch dog timer-out period $=1 \mathrm{~ms}$ |
|  | 0 | X | X | X | R | No watchdog timer overflow reset |
|  | 1 | X | X | X | R | Watchdog timer overflow, WDT reset occurs |

Note:
Watchdog timer-out period valid for VDD $=5 \mathrm{~V}$.

## 14. HALT and STOP Mode

After the execution of HALT instruction, the device will enter the halt mode. In the halt mode, the CPU will stop operating. But peripheral circuit (Timer0, Timer1, ADC and watchdog timer) will keep on operating.
After the execution of STOP instruction, the device will enter the stop mode. In the stop mode, the whole chip (including oscillator) will stop operating without the watchdog timer, if it is enabled.
In HALT mode, the SH69P43 can be waked up if any interrupt occurs.
In STOP mode, the SH69P43 can be waked up if a port interrupt occurs or the watchdog timer overflows (WDT is enabled).

## 15. Warm-up Timer

The device builds in oscillator warm-up timer to eliminate the unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

### 15.1. Power on Reset Warm-up Time Interval:

(a) In RC oscillator mode, Fosc $=400 \mathrm{KHz}-2 \mathrm{MHz}$, the warm-up counter prescaler is divided by $2^{10}(1024)$.
(b) In RC oscillator mode, Fosc $=2 \mathrm{MHz}-8 \mathrm{MHz}$, the warm-up counter prescaler is divided by $2^{12}$ (4096).
(c) In crystal oscillator or ceramic resonator mode, the warm-up counter prescaler is divided by $2^{12}(4096)$.

### 15.2. Others Warm-up Time Interval:

- Hardware reset
- Low voltage reset
- Wake-up from stop mode
(a) In RC oscillator mode, Fosc $=400 \mathrm{KHz}-8 \mathrm{MHz}$, the warm-up counter prescaler is divided by $2^{7}(128)$.
(b) In crystal oscillator or ceramic resonator mode, the warm-up counter prescaler is divided by $2^{12}(4096)$.

16. OTP Option
16.1. Oscillator Type:

OP_OSC [2:0]:
000 = External clock (Default)
011 = Internal Rosc RC oscillator
100 = External Rosc RC oscillator
101 = Ceramic resonator
110 = Crystal oscillator
$111=32.768 \mathrm{KHz}$ Crystal oscillator

### 16.2. Oscillator Range:

OP_OSC 3:
$0=2-8 \mathrm{MHz}$ (Default)
$1=400 \mathrm{KHz}-2 \mathrm{MHz}$
16.3. Watch Dog Tmer:

OP_WDT:
0 = Enable (Default)
1 = Disable
16.4. Low Voltage Reset:

OP_LVR:
$0=$ Disable (Default)
1 = Enable
16.5. LVR Voltage Range:

OP_LVRO:
$0=$ High LVR voltage (Default)
1 = Low LVR voltage

## Instructions

All instructions are one-cycle and one-word instructions having the characteristic of the memory-oriented operation.
Arithmetic and Logical Instruction
Accumulator Type

| Mnemonic |  | Instruction Code |  | Function | Flag Change |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC | X (, B) | 00000 0bbb xxx xxxx | AC | $\leftarrow \mathrm{Mx}+\mathrm{AC}+\mathrm{CY}$ | CY |
| ADCM | X (, B) | 00000 1bbb xxx xxxx | AC, Mx | $\leftarrow M x+A C+C Y$ | CY |
| ADD | X (, B) | 00001 Obbb xxx xxxx | AC | $\leftarrow M \mathrm{Mx}+\mathrm{AC}$ | CY |
| ADDM | X (, B) | 00001 1bbb xxx xxxx | AC, Mx | $\leftarrow M x+A C$ | CY |
| SBC | X (, B) | 00010 0bbb xxx xxxx | AC | $\leftarrow M x+-A C+C Y$ | CY |
| SBCM | X (, B) | 00010 1bbb xxx xxxx | AC, Mx | $\leftarrow M x+-A C+C Y$ | CY |
| SUB | X (, B) | 00011 Obbb xxx xxxx | AC | $\leftarrow M x+-A C+1$ | CY |
| SUBM | X (, B) | 00011 1bbb xxx xxxx | $\mathrm{AC}, \mathrm{Mx}$ | $\leftarrow M x+-A C+1$ | CY |
| EOR | X (, B) | 00100 0bbb xxx xxxx | AC | $\leftarrow M \mathrm{Mx} \oplus \mathrm{AC}$ |  |
| EORM | X (, B) | 00100 1bbb xxx xxxx | $\mathrm{AC}, \mathrm{Mx}$ | $\leftarrow M x \oplus A C$ |  |
| OR | X (, B) | 00101 0bbb xxx xxxx | AC | $\leftarrow M x \mid A C$ |  |
| ORM | X (, B) | 00101 1bbb xxx xxxx | AC, Mx | $\leftarrow M x \mid A C$ |  |
| AND | X (, B) | 00110 Obbb xxx xxxx | AC | $\leftarrow M x \& A C$ |  |
| ANDM | X (, B) | 00110 1bbb xxx xxxx | $\mathrm{AC}, \mathrm{Mx}$ | $\leftarrow M x \& A C$ |  |
| SHR |  | 1111000000000000 | $0 \rightarrow$ AC[ | [3]; AC[0] $\rightarrow$ CY; AC shift right one bit | CY |

Immediate Type

| Mnemonic |  | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: | :---: |
| ADI | X, I | 01000 iiii $x x x$ xxxx | $\mathrm{AC} \leqslant \mathrm{Mx}+\mathrm{I}$ | CY |
| ADIM | X, I | 01001 iiii $x x x$ xxxx | $A C, M x \leftarrow M x+1$ | CY |
| SBI | X, I | 01010 iiii $x x x$ xxxx | $\mathrm{AC} \leqslant \mathrm{Mx}+-\mathrm{I}+1$ | CY |
| SBIM | X, I | 01011 iiii $x x x$ xxxx | $A C, M x \leftarrow M x+-1+1$ | CY |
| EORIM | X, I | 01100 iiii $x x x$ xxxx | $A C, M x \leftarrow M x \oplus 1$ |  |
| ORIM | X, I | 01101 iiii $x x x$ xxxx | $A C, M x \leftarrow M x \mid I$ |  |
| ANDIM | X, I | 01110 iiii xxx xxxx | $A C, M x \leftarrow M x \& 1$ |  |

## Decimal Adjust

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| DAA X | 110010110 xxx xxxx | $\mathrm{AC}, \mathrm{Mx} \leftarrow$ Decimal adjust for add. | CY |
| DAS X | 110011010 xxx xxxx | $\mathrm{AC}, \mathrm{Mx} \leftarrow$ Decimal adjust for sub. | CY |

## Transfer Instruction

| Mnemonic |  | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: | :---: |
| LDA | $X(, B)$ | 00111 Obbb $x x x \times x x x$ | $A C$ | $\leftarrow M x$ |$]$

## Control Instruction

| Mnemonic |  | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: | :---: |
| BAZ | X | 10010 xxxx xxx xxxx | $\mathrm{PC} \leftarrow \mathrm{X}$ if $\mathrm{AC}=0$ |  |
| BNZ | X | 10000 xxxx xxx xxxx | $\mathrm{PC} \leftarrow \mathrm{X}$ if $\mathrm{AC} \neq 0$ |  |
| BC | X | 10011 xxxx xxx xxxx | $\mathrm{PC} \leftarrow \mathrm{X}$ if $\mathrm{CY}=1$ |  |
| BNC | X | 10001 xxxx xxx xxxx | $\mathrm{PC} \leftarrow \mathrm{X}$ if $\mathrm{CY} \neq 1$ |  |
| BAO | X | 10100 xxxx xxx xxxx | $\mathrm{PC} \leqslant \mathrm{X}$ if $\mathrm{AC}(0)=1$ |  |
| BA1 | X | 10101 xxxx xxx xxxx | $\mathrm{PC} \leqslant \mathrm{X}$ if $\mathrm{AC}(1)=1$ |  |
| BA2 | X | 10110 xxxx xxx xxxx | $\mathrm{PC} \leqslant \mathrm{X}$ if $\mathrm{AC}(2)=1$ |  |
| BA3 | X | 10111 xxxx xxx xxxx | $\mathrm{PC} \leqslant \mathrm{X}$ if AC (3) = 1 |  |
| CALL | X | 11000 xxxx xxx xxxx | $\begin{array}{llll} \hline \text { ST } & \leftarrow \mathrm{CY} ; \quad \mathrm{PC}+1 \\ \mathrm{PC} & \leftarrow \mathrm{X} \quad \text { (Not include } \mathrm{p}) \end{array}$ |  |
| RTNW | H, L | 11010 000h hhh IIII | $\mathrm{PC} \leqslant \mathrm{ST} ; \quad \mathrm{TBR} \leftarrow \mathrm{hhhh} ; \quad \mathrm{AC} \leftarrow \mathrm{III}$ |  |
| RTNI |  | 1101010000000000 | $\mathrm{CY}, \mathrm{PC} \leqslant$ ST | CY |
| HALT |  | 1101100000000000 |  |  |
| STOP |  | 1101110000000000 |  |  |
| JMP | X | 1110p xxxx xxx xxxx | $\mathrm{PC} \leqslant \mathrm{X}$ (Include p ) |  |
| TJMP |  | 1111011111111111 | $\mathrm{PC} \leftarrow$ (PC11-PC8) (TBR) (AC) |  |
| NOP |  | 1111111111111111 | No Operation |  |

Where,

| PC | Program counter | I | Immediate data |
| :--- | :--- | :--- | :--- |
| AC | Accumulator | $\oplus$ | Logical exclusive OR |
| -AC | Complement of accumulator | I | Logical OR |
| CY | Carry flag | $\&$ | Logical AND |
| Mx | Data memory | bbb | RAM bank |
| p | ROM page |  |  |
| ST | Stack | TBR | Table Branch Register |

## Electrical Characteristics

Absolute Maximum Ratings*<br>DC Supply Voltage . . . . . . . . . . . . . . . . . . - -0.3 V to +7.0 V<br>Input / Output Voltage . . . . . . . . . GND-0.3V to VDD+0.3V<br>Operating Ambient Temperature . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$<br>Storage Temperature<br>$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## *Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (VDD $=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, Fosc $=8 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | Vdd | 4.5 | 5.0 | 5.5 | V |  |
| Operating Current | IOP | - | 1.5 | 2 | mA | All output pins unloaded (Execute NOP instruction) |
| Stand by Current (HALT) | ISB1 | - | - | 1 | mA | All output pins unload, WDT off, ADC disable |
| Stand by Current (STOP) | ISB2 | - | - | 1 | $\mu \mathrm{A}$ | All output pins unload, WDT off, ADC disable, LVR off |
| Input Low Voltage | VIL1 | GND | - | 0.2 X Vod | V | I/O Ports, pins tri-state |
| Input Low Voltage | VIL2 | GND | - | 0.15 X VDD | V | RESET, T0, OSCI |
| Input High Voltage | VIH1 | $0.8 \times \mathrm{Vdo}$ | - | VDD | V | I/O Ports, pins tri-state |
| Input High Voltage | VIH2 | 0.85 X VDD | - | VDD | V | RESET, T0, OSCI |
| Input Leakage Current | IIL | -1 | - | 1 | $\mu \mathrm{A}$ | Input pad, VIN = VDD or GND |
| Pull-up Resistor | RPH | - | 150 | - | $\mathrm{K} \Omega$ | VDD $=5.0 \mathrm{~V}, \mathrm{VIN}=\mathrm{GND}$ |
| Output High Voltage | VOH | VDD - 0.7 | - | - | V | $\mathrm{I} / \mathrm{O}$ Ports, PWMO \& 1, $\mathrm{IOH}=-10 \mathrm{~mA}$ |
| Output Low Voltage | Vol | - | - | GND + 0.6 | V | $\mathrm{I} / \mathrm{O}$ Ports, $\mathrm{PWMO} \& 1, \mathrm{lol}=20 \mathrm{~mA}$ |
| WDT Current | IWDT | - | - | 20 | $\mu \mathrm{A}$ | STOP, WDT on, ADC disable, LVR off |

DC Electrical Characteristics (VDD $=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, Fosc $=4 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Operating Voltage | VDD | 2.4 | 5.0 | 5.5 | V |  |
| Operating Current | IOP | - | 1.0 | 1.5 | mA | All output pins unloaded (Execute NOP instruction) |
| Stand by Current (HALT) | ISB1 | - | - | 700 | $\mu \mathrm{~A}$ | All output pins unload, WDT off, ADC disable |
| Stand by Current (STOP) | ISB2 | - | - | 1 | $\mu \mathrm{~A}$ | All output pins unload, WDT off, ADC disable, LVR off |
| Input Low Voltage | VIL1 | GND | - | $0.2 \times$ VDD | V | I/O Ports, pins tri-state |
| Input Low Voltage | VIL2 | GND | - | $0.15 \times$ VDD | V | $\overline{\text { RESET , T0, OSCI }}$ |
| Input High Voltage | VIH1 | $0.8 \times$ VDD | - | VDD | V | I/O Ports, pins tri-state |
| Input High Voltage | VIH2 | $0.85 \times$ VDD | - | VDD | V | $\overline{\text { RESET, TO, OSCI }}$ |
| WDT Current | IWDT | - | - | 20 | $\mu A$ | STOP, WDT on, ADC disable, LVR off |

SH69P43
AC Electrical Characteristics (VDD $=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Fosc}=30 \mathrm{KHz}-8 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Instruction cycle time | Tcy | 0.5 | - | 133.4 | $\mu \mathrm{~s}$ |  |
| T0 input width | tıw | $(\mathrm{Tcy}+40) / \mathrm{N}$ | - | - | ns | $\mathrm{N}=$ Prescaler divide ratio |
| Input pulse width | tIPW | tıw/2 | - | - | ns |  |

AC Electrical Characteristics (VDD $=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Fosc}=30 \mathrm{KHz}-8 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| RESET pulse width | tRESET | 10 | - | - | $\mu \mathrm{s}$ | Low active |
| WDT Period | TwDT | 1 | - | - | ms |  |
| Frequency Variation | $\|\Delta \mathrm{F}\| / \mathrm{F}$ | - | - | 20 | $\%$ | External Rosc Oscillator, Include supply voltage, <br> chip-to-chip variation |
| Frequency Variation | $\|\Delta \mathrm{F}\| / \mathrm{F}$ | - | - | 50 | $\%$ | Internal Rosc Oscillator, Fosc $=4 \mathrm{MHz}$ <br> Include supply voltage, temperature and <br> chip-to-chip variation |

## A/D Converter Electrical Characteristics

(VDD $=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, Fosc $=30 \mathrm{KHz}-8 \mathrm{MHz}$, unless otherwise specified. )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | NR | - | - | 8 | bit | GND $\leq$ VAIN $\leq$ VREF |
| Reference Voltage | Vref | 2.4 | - | Vod | V |  |
| A/D Input Voltage | Vain | GND | - | Vref | V |  |
| A/D Input Resistor | Rain | 1000 | - | - | $\mathrm{K} \Omega$ | VIn $=5.0 \mathrm{~V}$ |
| A/D conversion current | IAd | - | 100 | 300 | $\mu \mathrm{A}$ | A/D converter module operating, VDD $=5.0 \mathrm{~V}$ |
| Nonlinear Error | Enl | - | - | $\pm 1$ | LSB | VREF $=\mathrm{VdD}=5.0 \mathrm{~V}$ |
| Full scale error | Ef | - | - | $\pm 1$ | LSB | Vref $=$ Vdd $=5.0 \mathrm{~V}$ |
| Offset error | Ez | - | - | $\pm 1$ | LSB | VREF $=$ Vdd $=5.0 \mathrm{~V}$ |
| Total Absolute error | EAD | - | $\pm 0.5$ | $\pm 1$ | LSB | VREF $=\mathrm{VdD}=5.0 \mathrm{~V}$ |
| A/D Clock Period | tad | 1 | - | 33.4 | $\mu \mathrm{S}$ | Fosc $=30 \mathrm{KHz}-8 \mathrm{MHz}$ |
| A/D Conversion Time | tCNV1 | - | 50 | - | tad | Set ADCS $=0$ |
| A/D Conversion Time | tCNV2 | - | 330 | - | tAD | Set ADCS $=1$ |

## Low Voltage Reset Electrical Characteristics

(Vdd $=3.0 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, Fosc $=32.768 \mathrm{KHz}-8 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| LVR Voltage (High) | VLVR1 | 3.8 | - | 4.2 | V | LVR enable |
| LVR Voltage (Low) | VLVR2 | 2.3 | - | 2.7 | V | LVR enable |
| LVR Voltage Pulse Width | tLVR | 100 | - | 500 | $\mu \mathrm{~s}$ | VDD $\leq$ VLVR |

## Timing Waveform

(a) System Clock Timing Waveform

(b) TO Input Waveform


RC Oscillator Characteristics Graphs
(a) Typical External RC oscillator Resistor vs. Frequency: (for reference only)

(b) Typical External RC oscillator Frequency vs. Operating Voltage: (for reference only)


(c) Typical Internal RC oscillator Frequency stability vs. Operating Voltage: (for reference only)


## In System Programming Notice for OTP

For COB (chip on Board) assembling mode, the In System Programming technology is valid for OTP chip of SinoWealth Co. The Programming Interface of OTP chip must be left on user's application PCB, and users can assemble all components including OTP chip in application PCB before programming OTP chip first. Of course it is accessible that bonding OTP chip only first, then programming code, and assembling the others components at last.
Because the programming timing of Programming Interface is very sensitive, so four jumpers are needed (Vdd, VPP, SDA, SCK) to separate programming pins from application circuit just as following diagram.


The recommended step is as following for these jumpers:
(1) The jumper is Open to separate programming pins from application circuit before programming code.
(2) Connect the programming interface with OTP Writer and Begin Programming code.
(3) Disconnect OTP writer and short these jumpers when programming is finished.

For more detail information please refer to the OTP writer user manual.

## Application Circuit (for reference only)

## AP1:

(1) Oscillator: Crystal (OTP option)
(2) ADC reference voltage: External Vref
(3) PORTA0 - 3/AN0 - 3: ADC input
(4) PORTB0-3/AN4-7: ADC input
(5) PORTC1/Vref: External ADC reference voltage input
(6) PORTC2/PWM0: PWM output
(7) PORTD3/PWM1: PWM output
(8) Other Ports: I/O Port
(9) $\mathrm{VdD}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 5=0.1 \mu \mathrm{~F}, \mathrm{R} 1=47 \mathrm{k} \Omega$
(10) Y1 $=8 \mathrm{MHz}, \mathrm{C} 3=\mathrm{C} 4=20 \mathrm{pF}$
(11) RT: Temperature Sensor
(12) RH: Humidity Sensor


AP2:
(1) Oscillator: Ceramic (OTP option)
(2) ADC reference voltage: Internal Vref
(3) PORTA0 - 3/AN0 - 3: ADC input
(4) PORTC2/PWM0: PWM output
(5) PORTC3/T0: T0 input
(6) PORTE, F: LED drives
(7) Other Ports: I/O Port. (e.g. $4 \times 5$ keyboard)
(8) $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{R} 1=47 \mathrm{k} \Omega$
(9) $\mathrm{Y} 1=455 \mathrm{kHz}, \mathrm{C} 3=\mathrm{C} 4=47 \mathrm{pF}$


## AP3:

(1) Oscillator: External RC or Internal RC (OTP option)
(2) ADC reference voltage: Internal Vref
(3) PORTA0 - 3/ANO - 3: ADC input
(4) PORTD3/PWM1: PWM output
(5) Other Ports: I/O Port
(6) $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C} 1=\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{R} 1=47 \mathrm{k} \Omega$
(7) External RC Rosc $=8.2 \mathrm{k} \Omega /$ Fosc $\approx 8 \mathrm{MHz}$, Internal RC OSCI pin floating, Fosc $\approx 4 \mathrm{MHz}$
(8) RT: Temperature Sensor


Ordering Information

| Part No. | Package |
| :---: | :---: |
| SH69P43K | 28L SKINNY |
| SH69P43M | 28L SOP |

## Package Information

## SKINNY 28L Outline Dimensions unit: inches/mm



| Symbol | Dimensions in inches | Dimensions in mm |
| :---: | :---: | :---: |
| A | 0.175 Max. | 4.45 Max. |
| A1 | 0.010 Min. | 0.25 Min. |
| A2 | $0.130 \pm 0.005$ | $3.30 \pm 0.13$ |
| B | $\begin{array}{r} 0.018+0.004 \\ -0.002 \end{array}$ | $\begin{gathered} 0.46+0.10 \\ -0.05 \end{gathered}$ |
| B1 | $\begin{array}{r} \hline 0.060+0.004 \\ -0.002 \end{array}$ | $\begin{array}{r} 1.52+0.10 \\ -0.05 \end{array}$ |
| C | $\begin{array}{r} 0.010+0.004 \\ -0.002 \end{array}$ | $\begin{array}{r} 0.25+0.10 \\ -0.05 \end{array}$ |
| D | 1.388 Typ. (1.400 Max.) | 35.26 Typ. (35.56 Max.) |
| E | $0.310 \pm 0.010$ | $7.87 \pm 0.25$ |
| E1 | $0.288 \pm 0.005$ | $7.32 \pm 0.13$ |
| $\mathrm{e}_{1}$ | $0.100 \pm 0.010$ | $2.54 \pm 0.25$ |
| L | $0.130 \pm 0.010$ | $3.30 \pm 0.25$ |
| a | $0^{\circ} \sim 15^{\circ}$ | $0^{\circ} \sim 15^{\circ}$ |
| eA | $0.350 \pm 0.020$ | $8.89 \pm 0.51$ |
| S | 0.055 Max. | 1.40 Max. |

## Notes:

(1) The maximum value of dimension $D$ includes end flash.
(2) Dimension $\mathrm{E}_{1}$ does not include resin fins.
(3) Dimension S includes end flash.

SH69P43


| Symbol | Dimensi | in inches | Dimensions in mm |  |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.110 Max. |  | 2.79 Max. |  |
| A1 | 0.004 Min. |  | 0.10 Min. |  |
| A2 | $0.093 \pm 0.005$ |  | $2.36 \pm 0.13$ |  |
| b | 0.016 | +0.004 | 0.41 | +0.10 |
|  |  | -0.002 |  | -0.05 |
|  | 0.010 | +0.004 | 0.25 | +0.10 |
|  |  | -0.002 |  | -0.05 |
| D | $0.705 \pm 0.020$ |  | $17.91 \pm 0.51$ |  |
| E | 0.291-0.299 |  | 7.39-7.59 |  |
| E | $0.050 \pm 0.006$ |  | $1.27 \pm 0.15$ |  |
| $\mathrm{e}_{1}$ | 0.376 NOM. |  | 9.40 NOM. |  |
| He | 0.394-0.417 |  | 10.01-10.60 |  |
| L | $0.036 \pm 0.008$ |  | $0.91 \pm 0.20$ |  |
| LE | $0.055 \pm 0.008$ |  | $1.40 \pm 0.20$ |  |
| S | 0.043 Max. |  | 1.09 Max. |  |
| y | 0.004 Max. |  | 0.10 Max. |  |
| $\theta$ | $0^{\circ}-10^{\circ}$ |  | $0^{\circ}-10^{\circ}$ |  |

## Notes:

1. The maximum value of dimension $D$ includes end flash.
2. Dimension $E$ does not include resin fins.
3. Dimension $\mathrm{e}_{1}$ is for PC Board surface mount pad pitch design reference only.
4. Dimension $S$ includes end flash.

Data Sheet Revision History

| Version | Content | Date |
| :---: | :--- | :---: |
| 2.6 | DC Electrical Characteristics table update | Aug. 2009 |
| 2.5 | Package information update | Dec. 2008 |
| 2.4 | Delete DIP-28 Pin package and pad location | Dec. 2007 |
| 2.3 | Package information update | Apr. 2007 |
| 2.2 | AC Electrical Characteristics table update | Mar. 2007 |
| 2.1 | Modify ordering information | Mar. 2006 |
| 2.0 | Add package and packing information in ordering information | Jul. 2004 |
| 1.0 | Original | Apr. 2004 |

